




Fig. 2


The state of the s

The state of the s












Fig. 7

I/O PIN CONFIGURATION FOR OUTPUT DATA BUS